

SDO & Standard Glossary

Company	Primary AI-infra role	PCIe	CXL	HBM / JEDEC	NVLink	Ethernet / 802.3	UEC	InfiniBand	UCle	UALink	SiPh / CPO	NVMe / NVMe-oF
Interconnect	GPU / CPU / IP											
PCIe Peripheral Component Interconnect Express	NVIDIA GPU / AI systems / networking	BP	BP	BP	BP	M	M	M	BP		M	M
CXL Compute Express Link	Intel CPU / foundry / networking	BP	BP	BP		M	BP	M	BP	BP	M	BP
NVLink NVIDIA proprietary GPU scale-up fabric	AMD CPU / GPU / AI accelerators	BP	BP	BP		M	BP	M	BP	BP	M	BP
UALink Ultra Accelerator Link (open scale-up)	Arm CPU / IP / chiplet ecosystem	BP	BP	M					BP	M	M	
UCle Universal Chiplet Interconnect Express	Qualcomm ASIC / CPU / connectivity	BP	M	BP			M		BP	M	BP	M
Memory	Networking / ASIC											
HBM High Bandwidth Memory	Broadcom Networking / ASIC / switching	M	IP	M		M	BP	M	IB	M	BP	M
JEDEC Joint Electron Device Engineering Council	Cisco Networking / systems	M	BP	M		M	BP	M		BP	BP	M
Networking	Marvell Networking / optics / custom AI	M	M	M		M	M	M	IB	M	M	M
802.3 IEEE Ethernet standard (family of tech)	Cloud / Hyperscaler											
UEC Ultra Ethernet Consortium (AI-optimized)	AWS / Amazon Cloud hyperscaler / custom silicon	M	IB	M		IB				BP	M	M
IB InfiniBand (HPC / AI fabric)	Google Cloud hyperscaler / TPU	M	BP	BP		M	M		BP	BP	M	BP
Photonics & Storage	Meta Cloud / AI hyperscaler	M	BP	BP		M	BP	M	BP	BP	M	BP
SiPh Silicon Photonics (optical integration)	Microsoft Cloud / AI hyperscaler	M	BP	BP		M	BP		BP	BP	M	BP
CPO Co-Packaged Optics (package-level optics)	Tesla AI consumer / Dojo	M		IB		IB						IB
NVMe-oF NVMe over Fabrics (networked storage)	Memory / Storage / Foundry											
Infrastructure	Micron Memory / storage	M	M	BP			M		IB	M		BP
AI rack Full-rack AI enclosure; high-density liquid-cooled GPU server cabinet	Samsung Memory / fab / networking	M	BP	BP			M		BP		M	BP
MGX NVIDIA modular AI server architecture	SK hynix Memory	M	BP	BP					IB			M
DGX NVIDIA reference AI server / platform	TSMC Foundry / advanced packaging	M	IB	M					BP		IB	
NVSwitch NVIDIA all-to-all GPU switch fabric	Kioxia NAND / storage	M	M	M					IB			M
	Asia ICT / Cloud											
	Huawei Full-stack ICT / AI infrastructure	M	BP	BP		M	M	M	IB		M	M
	Alibaba Cloud / AI	M	BP	M		IB	M	M	BP	BP	M	M
	Tencent Cloud / AI	M	M	M		IB	M		IB		M	M
	Baidu AI cloud / accelerators	IB		IB		IB						IB
	MediaTek ASIC / connectivity	M		M		M			IB	M	M	M
	HPC / Telecom / Industrial											
	NEC HPC / networking / datacenter	M				M					M	
	Fujitsu HPC / CPU / systems	M	M	M		M	M	M	IB	M	IP	
	Sony Sensors / imaging / semis	M		M		M			IB			
	Panasonic Components / industrial	M										
	Nokia Telecom / networking	M		M		M	M			M	BP	
	Ericsson Telecom / networking	M	M	M		M					M	

		I/O Interconnect	Coherent memory	Memory standard	GPU fabric	Network interconnect	AI Ethernet	HPC/AI fabric	Chiplet IC	Accel. scale-up	Optical IC	Storage I/O
--	--	------------------	-----------------	-----------------	------------	----------------------	-------------	---------------	------------	-----------------	------------	-------------

Near-Future Signals to Watch

GB200 / GB300 / Vera Rubin / Next-Generation Scale-Up Direction

GB200 and GB300 NVL72 define the next wave of scale-up architecture. NVLink fabric, liquid cooling, SiPh/CPO optical integration, and NVSwitch 7 enable dense rack-level bandwidth. Vera Rubin extends this direction with next-generation memory, interconnect, and rack-scale design.

Open Scale-Up Fabrics: UALink and UEC

UALink 1.0 provides an open GPU/accelerator scale-up path, while UEC and Ethernet 800G / 1.6T shape scale-out networking across racks. Hyperscaler participation signals strategic movement toward vendor-independent, interoperable AI cluster governance.

Full-rack AI Enclosures High Density Rack Systems

Full-rack AI enclosures, 120 kW rack power, NVLink spine, direct liquid cooling, and SiPh/CPO optical integration define next-generation AI infrastructure. CXL 4.0 multi-rack memory pooling for LLM KV-cache reduces latency. GB300 NVL72 is estimated at 70-80% of 2026 AI server rack shipments.

PCIe Gen 6 / CXL 4.0 / UCle / NVMe-oF & Next-Gen Interconnect

PCIe 6.0 and CXL 4.0 advance coherence and bandwidth. UCle brings chiplet interoperability across dies and packages. NVMe-oF over 800G / 1.6T Ethernet and InfiniBand accelerates disaggregated storage architectures for next-generation AI infrastructure.

Supply-Chain Architecture & Strategic Signals

PCIe and CXL govern CPU-GPU-accelerator memory sharing, while HBM supply concentrates around advanced packaging capacity and SK hynix, Samsung, and Micron nodes. NVLink remains the strongest proprietary rack-scale fabric for GB200 / GB300 systems, while UALink, UEC, Ethernet, and InfiniBand define open multi-vendor alternatives that reduce single-stack dependency.

AI infrastructure, UCle, SiPh / CPO, and NVMe-oF should be read together because chiplet packaging, optical power, 120 kW rack power, liquid cooling, CXL memory pooling, and checkpoint I/O determine whether dense racks scale economically. The strongest market signal is convergence across these layers, not any single component announcement.

For sourcing teams, the signal is which firms shape the rack interoperability layers: memory attachment, GPU fabric, optics, networking, storage, thermal design, and full-rack procurement. This converts standards participation into a practical supplier-risk lens for capacity planning, procurement timing, second-source strategy, rack-level deployment readiness, market-access timing, buyer leverage, and resilient capacity planning before procurement choices lock in.

National Security, Corporate Risk & Governance Concentration

Companies holding Board, Promoter, Founder, or specification-owner positions across several SDO layers accumulate influence over which AI systems can be built, sourced, cooled, interconnected, and upgraded. Key watchpoints include TSMC packaging, HBM supply, GPU fabric control, CXL memory pooling, optical I/O, rack-level power delivery, and liquid-cooling readiness.

Hyperscaler activity in UALink, UEC, and UCle signals hedging against lock-in and can become an early indicator for export-control, trusted-supplier, and national AI infrastructure policy. It also reveals platform openness, procurement options, and architecture bargaining power before formal product launches.

Governance concentration should therefore be monitored like supply concentration. Repeated influence across chiplet, memory, scale-up, scale-out, storage, and optical layers can create de facto architectural control even when specifications appear open.

For national AI programs and enterprise buyers, the practical question is whether future racks can be sourced, upgraded, serviced, and governed across more than one supplier ecosystem. That makes SDO movement a procurement, sovereignty, and platform-risk signal.

Apex Standards Advisory Lens

BP

Board Position
Formal or specification-owner; leading influence on technical direction.

M

Member / Contributor
Active participant or contributor; influence on roadmap and technical content.

IP

Inferred Patent
Technical IP or patent filings suggesting alignment or future intent.

IB

Inferred Business
Business activity, products, or partnerships indicating strategic alignment.

Blank / Not Applicable
No current evidence of activity or not a relevant technology domain.

How to Read These Signals
Formal SDO roles show where companies may influence technical direction. Patent, product, and ecosystem signals show where future alignment may be forming before formal governance positions appear. Apex Standards uses this evidence mapping to help clients track high-value market intelligence signals, AI infrastructure standards, supplier concentration, technology-access risk, and market-transition timing, supporting critical situational awareness and timely strategic actions.